PAPI  5.3.2.0
 All Data Structures Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
papiStdEventDefs.h
Go to the documentation of this file.
1 
2 /* file: papiStdEventDefs.h
3 
4 The following is a list of hardware events deemed relevant and useful
5 in tuning application performance. These events have identical
6 assignments in the header files on different platforms however they
7 may differ in their actual semantics. In addition, all of these events
8 are not guaranteed to be present on all platforms. Please check your
9 platform's documentation carefully.
10 
11 */
12 #ifndef _PAPISTDEVENTDEFS
13 #define _PAPISTDEVENTDEFS
14 
15 /*
16  Masks to indicate the event is a preset- the presets will have
17  the high bit set to one, as the vendors probably won't use the
18  higher numbers for the native events
19  This causes a problem for signed ints on 64 bit systems, since the
20  'high bit' is no longer the high bit. An alternative is to AND
21  with PAPI_PRESET_AND_MASK) instead of XOR with PAPI_PRESET_MASK to isolate
22  the event bits.
23  Native events for a specific platform can be defined by setting
24  the next-highest bit. This gives PAPI a standardized way of
25  differentiating native events from preset events for query
26  functions, etc.
27 */
28 
29 #define PAPI_PRESET_MASK ((int)0x80000000)
30 #define PAPI_NATIVE_MASK 0x40000000
31 #define PAPI_PRESET_AND_MASK 0x7FFFFFFF
32 #define PAPI_NATIVE_AND_MASK 0xBFFFFFFF /* this masks just the native bit */
33 
34 #define PAPI_MAX_PRESET_EVENTS 128 /*The maxmimum number of preset events */
35 
36 /*
37  NOTE: The table below defines each entry in terms of a mask and an integer.
38  The integers MUST be in consecutive order with no gaps.
39  If an event is removed or added, all following events MUST be renumbered.
40  One way to fix this would be to recast each #define in terms of the preceeding
41  one instead of an absolute number. e.g.:
42  #define PAPI_L1_ICM (PAPI_L1_DCM + 1)
43  That way inserting or deleting events would only affect the definition of one
44  other event.
45 */
46 
47 enum
48 {
49  PAPI_L1_DCM_idx = 0, /*Level 1 data cache misses */
50  PAPI_L1_ICM_idx, /*Level 1 instruction cache misses */
51  PAPI_L2_DCM_idx, /*Level 2 data cache misses */
52  PAPI_L2_ICM_idx, /*Level 2 instruction cache misses */
53  PAPI_L3_DCM_idx, /*Level 3 data cache misses */
54  PAPI_L3_ICM_idx, /*Level 3 instruction cache misses */
55  PAPI_L1_TCM_idx, /*Level 1 total cache misses */
56  PAPI_L2_TCM_idx, /*Level 2 total cache misses */
57  PAPI_L3_TCM_idx, /*Level 3 total cache misses */
58  PAPI_CA_SNP_idx, /*Snoops */
59  PAPI_CA_SHR_idx, /*Request for shared cache line (SMP) */
60  PAPI_CA_CLN_idx, /*Request for clean cache line (SMP) */
61  PAPI_CA_INV_idx, /*Request for cache line Invalidation (SMP) */
62  PAPI_CA_ITV_idx, /*Request for cache line Intervention (SMP) */
63  PAPI_L3_LDM_idx, /*Level 3 load misses */
64  PAPI_L3_STM_idx, /*Level 3 store misses */
65 /* 0x10 */
66  PAPI_BRU_IDL_idx, /*Cycles branch units are idle */
67  PAPI_FXU_IDL_idx, /*Cycles integer units are idle */
68  PAPI_FPU_IDL_idx, /*Cycles floating point units are idle */
69  PAPI_LSU_IDL_idx, /*Cycles load/store units are idle */
70  PAPI_TLB_DM_idx, /*Data translation lookaside buffer misses */
71  PAPI_TLB_IM_idx, /*Instr translation lookaside buffer misses */
72  PAPI_TLB_TL_idx, /*Total translation lookaside buffer misses */
73  PAPI_L1_LDM_idx, /*Level 1 load misses */
74  PAPI_L1_STM_idx, /*Level 1 store misses */
75  PAPI_L2_LDM_idx, /*Level 2 load misses */
76  PAPI_L2_STM_idx, /*Level 2 store misses */
77  PAPI_BTAC_M_idx, /*BTAC miss */
78  PAPI_PRF_DM_idx, /*Prefetch data instruction caused a miss */
79  PAPI_L3_DCH_idx, /*Level 3 Data Cache Hit */
80  PAPI_TLB_SD_idx, /*Xlation lookaside buffer shootdowns (SMP) */
81  PAPI_CSR_FAL_idx, /*Failed store conditional instructions */
82 /* 0x20 */
83  PAPI_CSR_SUC_idx, /*Successful store conditional instructions */
84  PAPI_CSR_TOT_idx, /*Total store conditional instructions */
85  PAPI_MEM_SCY_idx, /*Cycles Stalled Waiting for Memory Access */
86  PAPI_MEM_RCY_idx, /*Cycles Stalled Waiting for Memory Read */
87  PAPI_MEM_WCY_idx, /*Cycles Stalled Waiting for Memory Write */
88  PAPI_STL_ICY_idx, /*Cycles with No Instruction Issue */
89  PAPI_FUL_ICY_idx, /*Cycles with Maximum Instruction Issue */
90  PAPI_STL_CCY_idx, /*Cycles with No Instruction Completion */
91  PAPI_FUL_CCY_idx, /*Cycles with Maximum Instruction Completion */
92  PAPI_HW_INT_idx, /*Hardware interrupts */
93  PAPI_BR_UCN_idx, /*Unconditional branch instructions executed */
94  PAPI_BR_CN_idx, /*Conditional branch instructions executed */
95  PAPI_BR_TKN_idx, /*Conditional branch instructions taken */
96  PAPI_BR_NTK_idx, /*Conditional branch instructions not taken */
97  PAPI_BR_MSP_idx, /*Conditional branch instructions mispred */
98  PAPI_BR_PRC_idx, /*Conditional branch instructions corr. pred */
99 /* 0x30 */
100  PAPI_FMA_INS_idx, /*FMA instructions completed */
101  PAPI_TOT_IIS_idx, /*Total instructions issued */
102  PAPI_TOT_INS_idx, /*Total instructions executed */
103  PAPI_INT_INS_idx, /*Integer instructions executed */
104  PAPI_FP_INS_idx, /*Floating point instructions executed */
105  PAPI_LD_INS_idx, /*Load instructions executed */
106  PAPI_SR_INS_idx, /*Store instructions executed */
107  PAPI_BR_INS_idx, /*Total branch instructions executed */
108  PAPI_VEC_INS_idx, /*Vector/SIMD instructions executed (could include integer) */
109  PAPI_RES_STL_idx, /*Cycles processor is stalled on resource */
110  PAPI_FP_STAL_idx, /*Cycles any FP units are stalled */
111  PAPI_TOT_CYC_idx, /*Total cycles executed */
112  PAPI_LST_INS_idx, /*Total load/store inst. executed */
113  PAPI_SYC_INS_idx, /*Sync. inst. executed */
114  PAPI_L1_DCH_idx, /*L1 D Cache Hit */
115  PAPI_L2_DCH_idx, /*L2 D Cache Hit */
116  /* 0x40 */
117  PAPI_L1_DCA_idx, /*L1 D Cache Access */
118  PAPI_L2_DCA_idx, /*L2 D Cache Access */
119  PAPI_L3_DCA_idx, /*L3 D Cache Access */
120  PAPI_L1_DCR_idx, /*L1 D Cache Read */
121  PAPI_L2_DCR_idx, /*L2 D Cache Read */
122  PAPI_L3_DCR_idx, /*L3 D Cache Read */
123  PAPI_L1_DCW_idx, /*L1 D Cache Write */
124  PAPI_L2_DCW_idx, /*L2 D Cache Write */
125  PAPI_L3_DCW_idx, /*L3 D Cache Write */
126  PAPI_L1_ICH_idx, /*L1 instruction cache hits */
127  PAPI_L2_ICH_idx, /*L2 instruction cache hits */
128  PAPI_L3_ICH_idx, /*L3 instruction cache hits */
129  PAPI_L1_ICA_idx, /*L1 instruction cache accesses */
130  PAPI_L2_ICA_idx, /*L2 instruction cache accesses */
131  PAPI_L3_ICA_idx, /*L3 instruction cache accesses */
132  PAPI_L1_ICR_idx, /*L1 instruction cache reads */
133  /* 0x50 */
134  PAPI_L2_ICR_idx, /*L2 instruction cache reads */
135  PAPI_L3_ICR_idx, /*L3 instruction cache reads */
136  PAPI_L1_ICW_idx, /*L1 instruction cache writes */
137  PAPI_L2_ICW_idx, /*L2 instruction cache writes */
138  PAPI_L3_ICW_idx, /*L3 instruction cache writes */
139  PAPI_L1_TCH_idx, /*L1 total cache hits */
140  PAPI_L2_TCH_idx, /*L2 total cache hits */
141  PAPI_L3_TCH_idx, /*L3 total cache hits */
142  PAPI_L1_TCA_idx, /*L1 total cache accesses */
143  PAPI_L2_TCA_idx, /*L2 total cache accesses */
144  PAPI_L3_TCA_idx, /*L3 total cache accesses */
145  PAPI_L1_TCR_idx, /*L1 total cache reads */
146  PAPI_L2_TCR_idx, /*L2 total cache reads */
147  PAPI_L3_TCR_idx, /*L3 total cache reads */
148  PAPI_L1_TCW_idx, /*L1 total cache writes */
149  PAPI_L2_TCW_idx, /*L2 total cache writes */
150  /* 0x60 */
151  PAPI_L3_TCW_idx, /*L3 total cache writes */
152  PAPI_FML_INS_idx, /*FM ins */
153  PAPI_FAD_INS_idx, /*FA ins */
154  PAPI_FDV_INS_idx, /*FD ins */
155  PAPI_FSQ_INS_idx, /*FSq ins */
156  PAPI_FNV_INS_idx, /*Finv ins */
157  PAPI_FP_OPS_idx, /*Floating point operations executed */
158  PAPI_SP_OPS_idx, /* Floating point operations executed; optimized to count scaled single precision vector operations */
159  PAPI_DP_OPS_idx, /* Floating point operations executed; optimized to count scaled double precision vector operations */
160  PAPI_VEC_SP_idx, /* Single precision vector/SIMD instructions */
161  PAPI_VEC_DP_idx, /* Double precision vector/SIMD instructions */
162  PAPI_REF_CYC_idx, /* Reference clock cycles */
163  PAPI_END_idx /*This should always be last! */
164 };
165 
166 #define PAPI_L1_DCM (PAPI_L1_DCM_idx | PAPI_PRESET_MASK) /*Level 1 data cache misses */
167 #define PAPI_L1_ICM (PAPI_L1_ICM_idx | PAPI_PRESET_MASK) /*Level 1 instruction cache misses */
168 #define PAPI_L2_DCM (PAPI_L2_DCM_idx | PAPI_PRESET_MASK) /*Level 2 data cache misses */
169 #define PAPI_L2_ICM (PAPI_L2_ICM_idx | PAPI_PRESET_MASK) /*Level 2 instruction cache misses */
170 #define PAPI_L3_DCM (PAPI_L3_DCM_idx | PAPI_PRESET_MASK) /*Level 3 data cache misses */
171 #define PAPI_L3_ICM (PAPI_L3_ICM_idx | PAPI_PRESET_MASK) /*Level 3 instruction cache misses */
172 #define PAPI_L1_TCM (PAPI_L1_TCM_idx | PAPI_PRESET_MASK) /*Level 1 total cache misses */
173 #define PAPI_L2_TCM (PAPI_L2_TCM_idx | PAPI_PRESET_MASK) /*Level 2 total cache misses */
174 #define PAPI_L3_TCM (PAPI_L3_TCM_idx | PAPI_PRESET_MASK) /*Level 3 total cache misses */
175 #define PAPI_CA_SNP (PAPI_CA_SNP_idx | PAPI_PRESET_MASK) /*Snoops */
176 #define PAPI_CA_SHR (PAPI_CA_SHR_idx | PAPI_PRESET_MASK) /*Request for shared cache line (SMP) */
177 #define PAPI_CA_CLN (PAPI_CA_CLN_idx | PAPI_PRESET_MASK) /*Request for clean cache line (SMP) */
178 #define PAPI_CA_INV (PAPI_CA_INV_idx | PAPI_PRESET_MASK) /*Request for cache line Invalidation (SMP) */
179 #define PAPI_CA_ITV (PAPI_CA_ITV_idx | PAPI_PRESET_MASK) /*Request for cache line Intervention (SMP) */
180 #define PAPI_L3_LDM (PAPI_L3_LDM_idx | PAPI_PRESET_MASK) /*Level 3 load misses */
181 #define PAPI_L3_STM (PAPI_L3_STM_idx | PAPI_PRESET_MASK) /*Level 3 store misses */
182 #define PAPI_BRU_IDL (PAPI_BRU_IDL_idx | PAPI_PRESET_MASK) /*Cycles branch units are idle */
183 #define PAPI_FXU_IDL (PAPI_FXU_IDL_idx | PAPI_PRESET_MASK) /*Cycles integer units are idle */
184 #define PAPI_FPU_IDL (PAPI_FPU_IDL_idx | PAPI_PRESET_MASK) /*Cycles floating point units are idle */
185 #define PAPI_LSU_IDL (PAPI_LSU_IDL_idx | PAPI_PRESET_MASK) /*Cycles load/store units are idle */
186 #define PAPI_TLB_DM (PAPI_TLB_DM_idx | PAPI_PRESET_MASK) /*Data translation lookaside buffer misses */
187 #define PAPI_TLB_IM (PAPI_TLB_IM_idx | PAPI_PRESET_MASK) /*Instr translation lookaside buffer misses */
188 #define PAPI_TLB_TL (PAPI_TLB_TL_idx | PAPI_PRESET_MASK) /*Total translation lookaside buffer misses */
189 #define PAPI_L1_LDM (PAPI_L1_LDM_idx | PAPI_PRESET_MASK) /*Level 1 load misses */
190 #define PAPI_L1_STM (PAPI_L1_STM_idx | PAPI_PRESET_MASK) /*Level 1 store misses */
191 #define PAPI_L2_LDM (PAPI_L2_LDM_idx | PAPI_PRESET_MASK) /*Level 2 load misses */
192 #define PAPI_L2_STM (PAPI_L2_STM_idx | PAPI_PRESET_MASK) /*Level 2 store misses */
193 #define PAPI_BTAC_M (PAPI_BTAC_M_idx | PAPI_PRESET_MASK) /*BTAC miss */
194 #define PAPI_PRF_DM (PAPI_PRF_DM_idx | PAPI_PRESET_MASK) /*Prefetch data instruction caused a miss */
195 #define PAPI_L3_DCH (PAPI_L3_DCH_idx | PAPI_PRESET_MASK) /*Level 3 Data Cache Hit */
196 #define PAPI_TLB_SD (PAPI_TLB_SD_idx | PAPI_PRESET_MASK) /*Xlation lookaside buffer shootdowns (SMP) */
197 #define PAPI_CSR_FAL (PAPI_CSR_FAL_idx | PAPI_PRESET_MASK) /*Failed store conditional instructions */
198 #define PAPI_CSR_SUC (PAPI_CSR_SUC_idx | PAPI_PRESET_MASK) /*Successful store conditional instructions */
199 #define PAPI_CSR_TOT (PAPI_CSR_TOT_idx | PAPI_PRESET_MASK) /*Total store conditional instructions */
200 #define PAPI_MEM_SCY (PAPI_MEM_SCY_idx | PAPI_PRESET_MASK) /*Cycles Stalled Waiting for Memory Access */
201 #define PAPI_MEM_RCY (PAPI_MEM_RCY_idx | PAPI_PRESET_MASK) /*Cycles Stalled Waiting for Memory Read */
202 #define PAPI_MEM_WCY (PAPI_MEM_WCY_idx | PAPI_PRESET_MASK) /*Cycles Stalled Waiting for Memory Write */
203 #define PAPI_STL_ICY (PAPI_STL_ICY_idx | PAPI_PRESET_MASK) /*Cycles with No Instruction Issue */
204 #define PAPI_FUL_ICY (PAPI_FUL_ICY_idx | PAPI_PRESET_MASK) /*Cycles with Maximum Instruction Issue */
205 #define PAPI_STL_CCY (PAPI_STL_CCY_idx | PAPI_PRESET_MASK) /*Cycles with No Instruction Completion */
206 #define PAPI_FUL_CCY (PAPI_FUL_CCY_idx | PAPI_PRESET_MASK) /*Cycles with Maximum Instruction Completion */
207 #define PAPI_HW_INT (PAPI_HW_INT_idx | PAPI_PRESET_MASK) /*Hardware interrupts */
208 #define PAPI_BR_UCN (PAPI_BR_UCN_idx | PAPI_PRESET_MASK) /*Unconditional branch instructions executed */
209 #define PAPI_BR_CN (PAPI_BR_CN_idx | PAPI_PRESET_MASK) /*Conditional branch instructions executed */
210 #define PAPI_BR_TKN (PAPI_BR_TKN_idx | PAPI_PRESET_MASK) /*Conditional branch instructions taken */
211 #define PAPI_BR_NTK (PAPI_BR_NTK_idx | PAPI_PRESET_MASK) /*Conditional branch instructions not taken */
212 #define PAPI_BR_MSP (PAPI_BR_MSP_idx | PAPI_PRESET_MASK) /*Conditional branch instructions mispred */
213 #define PAPI_BR_PRC (PAPI_BR_PRC_idx | PAPI_PRESET_MASK) /*Conditional branch instructions corr. pred */
214 #define PAPI_FMA_INS (PAPI_FMA_INS_idx | PAPI_PRESET_MASK) /*FMA instructions completed */
215 #define PAPI_TOT_IIS (PAPI_TOT_IIS_idx | PAPI_PRESET_MASK) /*Total instructions issued */
216 #define PAPI_TOT_INS (PAPI_TOT_INS_idx | PAPI_PRESET_MASK) /*Total instructions executed */
217 #define PAPI_INT_INS (PAPI_INT_INS_idx | PAPI_PRESET_MASK) /*Integer instructions executed */
218 #define PAPI_FP_INS (PAPI_FP_INS_idx | PAPI_PRESET_MASK) /*Floating point instructions executed */
219 #define PAPI_LD_INS (PAPI_LD_INS_idx | PAPI_PRESET_MASK) /*Load instructions executed */
220 #define PAPI_SR_INS (PAPI_SR_INS_idx | PAPI_PRESET_MASK) /*Store instructions executed */
221 #define PAPI_BR_INS (PAPI_BR_INS_idx | PAPI_PRESET_MASK) /*Total branch instructions executed */
222 #define PAPI_VEC_INS (PAPI_VEC_INS_idx | PAPI_PRESET_MASK) /*Vector/SIMD instructions executed (could include integer) */
223 #define PAPI_RES_STL (PAPI_RES_STL_idx | PAPI_PRESET_MASK) /*Cycles processor is stalled on resource */
224 #define PAPI_FP_STAL (PAPI_FP_STAL_idx | PAPI_PRESET_MASK) /*Cycles any FP units are stalled */
225 #define PAPI_TOT_CYC (PAPI_TOT_CYC_idx | PAPI_PRESET_MASK) /*Total cycles executed */
226 #define PAPI_LST_INS (PAPI_LST_INS_idx | PAPI_PRESET_MASK) /*Total load/store inst. executed */
227 #define PAPI_SYC_INS (PAPI_SYC_INS_idx | PAPI_PRESET_MASK) /*Sync. inst. executed */
228 #define PAPI_L1_DCH (PAPI_L1_DCH_idx | PAPI_PRESET_MASK) /*L1 D Cache Hit */
229 #define PAPI_L2_DCH (PAPI_L2_DCH_idx | PAPI_PRESET_MASK) /*L2 D Cache Hit */
230 #define PAPI_L1_DCA (PAPI_L1_DCA_idx | PAPI_PRESET_MASK) /*L1 D Cache Access */
231 #define PAPI_L2_DCA (PAPI_L2_DCA_idx | PAPI_PRESET_MASK) /*L2 D Cache Access */
232 #define PAPI_L3_DCA (PAPI_L3_DCA_idx | PAPI_PRESET_MASK) /*L3 D Cache Access */
233 #define PAPI_L1_DCR (PAPI_L1_DCR_idx | PAPI_PRESET_MASK) /*L1 D Cache Read */
234 #define PAPI_L2_DCR (PAPI_L2_DCR_idx | PAPI_PRESET_MASK) /*L2 D Cache Read */
235 #define PAPI_L3_DCR (PAPI_L3_DCR_idx | PAPI_PRESET_MASK) /*L3 D Cache Read */
236 #define PAPI_L1_DCW (PAPI_L1_DCW_idx | PAPI_PRESET_MASK) /*L1 D Cache Write */
237 #define PAPI_L2_DCW (PAPI_L2_DCW_idx | PAPI_PRESET_MASK) /*L2 D Cache Write */
238 #define PAPI_L3_DCW (PAPI_L3_DCW_idx | PAPI_PRESET_MASK) /*L3 D Cache Write */
239 #define PAPI_L1_ICH (PAPI_L1_ICH_idx | PAPI_PRESET_MASK) /*L1 instruction cache hits */
240 #define PAPI_L2_ICH (PAPI_L2_ICH_idx | PAPI_PRESET_MASK) /*L2 instruction cache hits */
241 #define PAPI_L3_ICH (PAPI_L3_ICH_idx | PAPI_PRESET_MASK) /*L3 instruction cache hits */
242 #define PAPI_L1_ICA (PAPI_L1_ICA_idx | PAPI_PRESET_MASK) /*L1 instruction cache accesses */
243 #define PAPI_L2_ICA (PAPI_L2_ICA_idx | PAPI_PRESET_MASK) /*L2 instruction cache accesses */
244 #define PAPI_L3_ICA (PAPI_L3_ICA_idx | PAPI_PRESET_MASK) /*L3 instruction cache accesses */
245 #define PAPI_L1_ICR (PAPI_L1_ICR_idx | PAPI_PRESET_MASK) /*L1 instruction cache reads */
246 #define PAPI_L2_ICR (PAPI_L2_ICR_idx | PAPI_PRESET_MASK) /*L2 instruction cache reads */
247 #define PAPI_L3_ICR (PAPI_L3_ICR_idx | PAPI_PRESET_MASK) /*L3 instruction cache reads */
248 #define PAPI_L1_ICW (PAPI_L1_ICW_idx | PAPI_PRESET_MASK) /*L1 instruction cache writes */
249 #define PAPI_L2_ICW (PAPI_L2_ICW_idx | PAPI_PRESET_MASK) /*L2 instruction cache writes */
250 #define PAPI_L3_ICW (PAPI_L3_ICW_idx | PAPI_PRESET_MASK) /*L3 instruction cache writes */
251 #define PAPI_L1_TCH (PAPI_L1_TCH_idx | PAPI_PRESET_MASK) /*L1 total cache hits */
252 #define PAPI_L2_TCH (PAPI_L2_TCH_idx | PAPI_PRESET_MASK) /*L2 total cache hits */
253 #define PAPI_L3_TCH (PAPI_L3_TCH_idx | PAPI_PRESET_MASK) /*L3 total cache hits */
254 #define PAPI_L1_TCA (PAPI_L1_TCA_idx | PAPI_PRESET_MASK) /*L1 total cache accesses */
255 #define PAPI_L2_TCA (PAPI_L2_TCA_idx | PAPI_PRESET_MASK) /*L2 total cache accesses */
256 #define PAPI_L3_TCA (PAPI_L3_TCA_idx | PAPI_PRESET_MASK) /*L3 total cache accesses */
257 #define PAPI_L1_TCR (PAPI_L1_TCR_idx | PAPI_PRESET_MASK) /*L1 total cache reads */
258 #define PAPI_L2_TCR (PAPI_L2_TCR_idx | PAPI_PRESET_MASK) /*L2 total cache reads */
259 #define PAPI_L3_TCR (PAPI_L3_TCR_idx | PAPI_PRESET_MASK) /*L3 total cache reads */
260 #define PAPI_L1_TCW (PAPI_L1_TCW_idx | PAPI_PRESET_MASK) /*L1 total cache writes */
261 #define PAPI_L2_TCW (PAPI_L2_TCW_idx | PAPI_PRESET_MASK) /*L2 total cache writes */
262 #define PAPI_L3_TCW (PAPI_L3_TCW_idx | PAPI_PRESET_MASK) /*L3 total cache writes */
263 #define PAPI_FML_INS (PAPI_FML_INS_idx | PAPI_PRESET_MASK) /*FM ins */
264 #define PAPI_FAD_INS (PAPI_FAD_INS_idx | PAPI_PRESET_MASK) /*FA ins */
265 #define PAPI_FDV_INS (PAPI_FDV_INS_idx | PAPI_PRESET_MASK) /*FD ins */
266 #define PAPI_FSQ_INS (PAPI_FSQ_INS_idx | PAPI_PRESET_MASK) /*FSq ins */
267 #define PAPI_FNV_INS (PAPI_FNV_INS_idx | PAPI_PRESET_MASK) /*Finv ins */
268 #define PAPI_FP_OPS (PAPI_FP_OPS_idx | PAPI_PRESET_MASK) /*Floating point operations executed */
269 #define PAPI_SP_OPS (PAPI_SP_OPS_idx | PAPI_PRESET_MASK) /* Floating point operations executed; optimized to count scaled single precision vector operations */
270 #define PAPI_DP_OPS (PAPI_DP_OPS_idx | PAPI_PRESET_MASK) /* Floating point operations executed; optimized to count scaled double precision vector operations */
271 #define PAPI_VEC_SP (PAPI_VEC_SP_idx | PAPI_PRESET_MASK) /* Single precision vector/SIMD instructions */
272 #define PAPI_VEC_DP (PAPI_VEC_DP_idx | PAPI_PRESET_MASK) /* Double precision vector/SIMD instructions */
273 #define PAPI_REF_CYC (PAPI_REF_CYC_idx | PAPI_PRESET_MASK) /* Reference clock cycles */
274 
275 #define PAPI_END (PAPI_END_idx | PAPI_PRESET_MASK) /*This should always be last! */
276 
277 #endif
278