Exploiting the Performance of 32 bit Floating Point Arithmetic in Obtaining 64 bit Accuracy

(Revisiting Iterative Refinement for Linear Systems)

Julie Langou
Piotr Luszczek
Alfredo Buttari

Julien Langou
Jakub Kurzak
Jack Dongarra

Innovative Computing Laboratory
COMPUTER SCIENCE DEPARTMENT
UNIVERSITY OF TENNESSEE

Friday Lunch May 19th 2006
Architecture of the cell

Cell is a heterogeneous chip multiprocessor that consists of an IBM 64-bit Power Architecture™ core, augmented with eight specialized co-processors based on a novel single-instruction multiple-data (SIMD) architecture. Clock: 3.2Ghz

- Single-instruction multiple-data (SIMD) architecture: Synergistic Processor Unit (SPU)
  - Vector: 128 bits
  - Fused add-multiply latency for double operations: 6 cycles

- IBM 64-bit Power Architecture™ core
- AltiVec/VMX Vector Unit
  - 4 multiply-add/cycle for single
  - 1 multiply-add/cycle for double

Performance of the cell

This is how single precision performance breaks down for the CBE by "Jakub"

» The vector unit of one SPE can do one vector operation each cycle. A vector is 128 bits and can hold 4 floats. So, with fused add-multiply, you can have 8 single-precision floating point operation per cycle. The target clock is 3.2 GHz (our cell is 2.1), so you get 3.2 * 8 = 25.6 GFLOPS on a single SPU. You have 8 SPUs, so in total you can get 8 * 25.6 = 204.8 GFLOPS from the 8 SPUs. However the PPU has an Altivec/VMX vector unit which can also do 4 multiply-add operations per cycle. So if you add it all together, the total single-precision performance of the whole CBE is 230.4 GFLOPS.

» Double precision can also be processed in a vectorized fashion on an SPE, but a vector can store only 2 64-bit doubles, so performance is cut by 2. Additionally, the double precision operations are not fully pipelined, so one operation has a latency of 6 cycles, so you are 6 times slower. So in total you are 6*2=12 times slower for a double precision operation. And also the Altivec/VMX on the PPU cannot process doubles in a vectorized fashion, so on the PPU you rely on the standard floating point unit which should still do a single multiply-add in one cycle.

» To sum up, for double precision on a 3.2 GHz chip, you have 2.13 GFLOPS on a single SPU, so 2.13 * 8 = 17 in total, plus 6.4 on the PPU = 23.47 total. So, around 230 GFLOPS single precision and around 23 GFLOPS double precision

» Peak performance for single precision: ~230 GFlops
» Peak performance for double precision: ~24 GFlops
Problematic on the cell

» Single are 10 times faster than double!

» But single are 2 times less accurate than double

Can we get double accuracy results with a performance not too far from the peak of single precision?
Jack’s idea: use iterative refinement!

- Factorize the matrix in single precision, \( O(n^3) \) FLOP
- Then use this factorization as a preconditioner in a double precision iterative method, \( O(n^2) \) FLOP

- The single LU factorization is a POOR double LU factorization but an EXCELLENT preconditioner

Typically the iterative methods will converge in few steps

- \( O(n^3) \) FLOP vs \( O(n^2) \): single computations dominate the # of FLOP:
  - Speed of Single precision
- Convergence in a double precision iterative solver:
  - Accuracy in Double precision
23 years back in Jack’s life:


Introduction to Iterative Refinement

Algorithm

- $LU = lu(A)$ \hspace{1cm} %LU factorization (SINGLE) $O(n^3)$
- $x = L\backslash(U\backslash b)$ \hspace{1cm} % Solve (SINGLE) $O(n^2)$
- $r = b - Ax$ \hspace{1cm} % Residual (DOUBLE) $O(n^2)$ (DOUBLE) $O(n^2)$
- while ( $|| r ||$ not small enough ), \hspace{1cm} %stopping criteria
  - $z = L\backslash(U\backslash r)$ \hspace{1cm} %LU factorization on the residual (SINGLE) $O(n^2)$
  - $x = x + z$ \hspace{1cm} % new solution (DOUBLE) $O(n^2)$
  - $r = b - Ax$ \hspace{1cm} % new residual (DOUBLE) $O(n^2)$
- End

- **COST:** (SINGLE) $O(n^3)$ + $\#ITER$ * (DOUBLE) $O(n^2)$
limitation

\[ c(n) \cdot \varepsilon_s \cdot \kappa (A) < 1 \]
limitation

\[ c(n) \cdot \varepsilon_s \cdot \kappa(A) < 1 \]

⇒ the condition number of A cannot be too large

(typically \( \kappa(A) < 10^8 \) for this scheme as opposed to \( \kappa(A) < 10^{16} \) for regular double LU)

Limitation also with the range of the numbers used (overflow quicker in single)
Number of steps

» Approximately ...
» double precision: $\varepsilon_d = 10^{-16} \rightarrow t_d = -\log_{10}(\varepsilon_d) = 16$
» single precision: $\varepsilon_s = 10^{-8} \rightarrow t_s = -\log_{10}(\varepsilon_s) = 8$
» condition number: $\kappa(A) = 10^4 \rightarrow t_k = \log_{10}(\kappa(A)) = 4$

» Max # of steps = $t_d/(t_s-t_k)$
   = $16/(8-4)$
   = 4
what about your laptop ...
<table>
<thead>
<tr>
<th>Architectures (BLAS/LAPACK)</th>
<th>n</th>
<th>DGEMM /SGEMM</th>
<th>DGETRF /SGETRF</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cell</td>
<td>-</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>Intel Pentium III Coppermine (Goto)</td>
<td>3500</td>
<td>2.10</td>
<td>2.24</td>
</tr>
<tr>
<td>Intel Pentium III Katmai (Goto)</td>
<td>3000</td>
<td>2.12</td>
<td>2.11</td>
</tr>
<tr>
<td>Sun UltraSPARC IIe (Sunperf)</td>
<td>3000</td>
<td>1.45</td>
<td>1.79</td>
</tr>
<tr>
<td>Intel Pentium IV Prescott (Goto)</td>
<td>4000</td>
<td>2.00</td>
<td>1.86</td>
</tr>
<tr>
<td>Intel Pentium IV-M Northwood (Goto)</td>
<td>4000</td>
<td>2.02</td>
<td>1.98</td>
</tr>
<tr>
<td>AMD Opteron (Goto)</td>
<td>4000</td>
<td>1.98</td>
<td>1.93</td>
</tr>
<tr>
<td>Cray X1 (libsci)</td>
<td>4000</td>
<td>1.68</td>
<td>1.54</td>
</tr>
<tr>
<td>IBM Power PC G5 (2.7 GHz) (VecLib)</td>
<td>5000</td>
<td>2.29</td>
<td>2.05</td>
</tr>
<tr>
<td>Compaq Alpha EV6 (CXML)</td>
<td>3000</td>
<td>0.99</td>
<td>1.08</td>
</tr>
<tr>
<td>IBM SP Power3 (ESSL)</td>
<td>3000</td>
<td>1.03</td>
<td>1.13</td>
</tr>
<tr>
<td>SGI Octane (ATLAS)</td>
<td>2000</td>
<td>1.08</td>
<td>1.13</td>
</tr>
<tr>
<td>Intel Itanium 2 (Goto and ATLAS)</td>
<td>1500</td>
<td>0.71</td>
<td></td>
</tr>
</tbody>
</table>
### OPERATION PER CYCLE TIME

<table>
<thead>
<tr>
<th>Processor</th>
<th>Single</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>x87</td>
<td>SSE</td>
<td>3DNow!</td>
<td></td>
</tr>
<tr>
<td>Pentium</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium III</td>
<td>1</td>
<td>4</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium 4</td>
<td>1</td>
<td>4</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Athlon</td>
<td>2</td>
<td>0</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Enhanced Athlon</td>
<td>2</td>
<td>0</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Athlon4</td>
<td>2</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>AthlonMP</td>
<td>2</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Double</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>x87</td>
<td>SSE2</td>
<td></td>
</tr>
<tr>
<td>Pentium</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium III</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium 4</td>
<td>1</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Athlon</td>
<td>2</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Enhanced Athlon</td>
<td>2</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Athlon4</td>
<td>2</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>AthlonMP</td>
<td>2</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**MMX**: Set of "MultiMedia eXtensions" to the x86 ISA. Mainly new instructions for integer performance, and maybe some prefetch. For Intel, all chips starting with the PentiumMMX processor possess these extensions. For AMD, all chips starting with the K6 possess these extensions.

**SSE**: Streaming SIMD (Single Instruction Multiple Data) Extensions. SSE is a superset of MMX. These instructions are used to speed up single precision (32 bit) floating point arithmetic. For Intel, all chips listed starting with the Pentium III possess SSE extensions. For AMD, all chips starting from Athlon4 possess SSE.

**3DNow!**: AMD's extension to MMX that does almost the exact same thing SSE does, except the single precision arithmetic is not IEEE compliant. It is also a superset of MMX (but not of SSE; 3DNow! was released before SSE). It is supported only on AMD, starting with the K6-2 chip.

**SSE2**: Additional instructions that perform double precision floating arithmetic. Allows for 2 double precision FLOPs every cycle. For Intel, supported on the Pentium 4 and for AMD, supported on the Opteron.
Sun UltraSPARC-IIe (502 MHz), SunPerf

The graph shows the performance of various linear algebra operations on a Sun UltraSPARC-IIe (502 MHz) processor, measured by the SunPerf tool. The x-axis represents the size of the matrix, and the y-axis shows the percent of DGETRF. Various operations are plotted, including DGESV, DSGESV, SGETRF, SGETRS, SGETRS, DGEMV, and EXTRA. The graph indicates the relative performance of these operations as the size of the matrix increases.
Intel Pentium Xeon Northwood (2.4GHz), Goto BLAS (1 thread)
Compaq Alpha EV6, XML

The diagram shows the performance of various routines as the size of the matrix changes. The routines include:

- DGESV
- DSGESV
- SGESV
- SGETRF
- SGETRS
- DGEMV
- EXTRA

The y-axis represents the percent of DGETRF, and the x-axis shows the size of the matrix.
SGI Octane (270 MHz),
ATLAS 3.6 (1 thread)
IBM SP RS/6000, Power 3, (1.5 GHz), ESSL

![Graph showing performance metrics for various operations on matrices of different sizes. The x-axis represents the size of the matrix, and the y-axis represents the percent of DGETRF. The graph includes lines for DGESV, DSGESV, SGETRF, SGETRS, DGEMV, and EXTRA.]
### Final Results

<table>
<thead>
<tr>
<th>Architectures (BLAS/LAPACK)</th>
<th>n</th>
<th>DGEMM/SGEMM</th>
<th>DGETRF/SGETF</th>
<th>DGESV/DSGESV</th>
<th># iter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Pentium III Coppermine (Goto)</td>
<td>3500</td>
<td>2.10</td>
<td>2.24</td>
<td>1.92</td>
<td>4</td>
</tr>
<tr>
<td>Intel Pentium III Katmai (Goto)</td>
<td>3000</td>
<td>2.12</td>
<td>2.11</td>
<td>1.79</td>
<td>4</td>
</tr>
<tr>
<td>Sun UltraSPARC IIe (Sunperf)</td>
<td>3000</td>
<td>1.45</td>
<td>1.79</td>
<td>1.58</td>
<td>4</td>
</tr>
<tr>
<td>Intel Pentium IV Prescott (Goto)</td>
<td>4000</td>
<td>2.00</td>
<td>1.86</td>
<td>1.57</td>
<td>5</td>
</tr>
<tr>
<td>Intel Pentium IV-M Northwood (Goto)</td>
<td>4000</td>
<td>2.02</td>
<td>1.98</td>
<td>1.84</td>
<td>5</td>
</tr>
<tr>
<td>AMD Opteron (Goto)</td>
<td>4000</td>
<td>1.98</td>
<td>1.93</td>
<td>1.53</td>
<td>5</td>
</tr>
<tr>
<td>Cray X1 (libsci)</td>
<td>4000</td>
<td>1.68</td>
<td>1.54</td>
<td>1.38</td>
<td>5</td>
</tr>
<tr>
<td>IBM Power PC G5 (2.7 GHz) (VecLib)</td>
<td>5000</td>
<td>2.29</td>
<td>2.05</td>
<td>1.24</td>
<td>5</td>
</tr>
<tr>
<td>Compaq Alpha EV6 (CXML)</td>
<td>3000</td>
<td>0.99</td>
<td>1.08</td>
<td>1.01</td>
<td>4</td>
</tr>
<tr>
<td>IBM SP Power3 (ESSL)</td>
<td>3000</td>
<td>1.03</td>
<td>1.13</td>
<td>1.00</td>
<td>3</td>
</tr>
<tr>
<td>SGI Octane (ATLAS)</td>
<td>2000</td>
<td>1.08</td>
<td>1.13</td>
<td>0.91</td>
<td>4</td>
</tr>
<tr>
<td>Intel Itanium 2 (Goto and ATLAS)</td>
<td>1500</td>
<td>0.71</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Very effective on a number, but not all, architectures.
Run on parallel machines

<table>
<thead>
<tr>
<th>Architecture (BLAS-MPI)</th>
<th># processors</th>
<th>n</th>
<th>PDGETRF / PSGETRF</th>
<th>PDGESV / PDSGESV</th>
<th>Number of iterations</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMD Opteron (Goto – OpenMPI MX)</td>
<td>32</td>
<td>22627</td>
<td>1.85</td>
<td>1.79</td>
<td>6</td>
</tr>
<tr>
<td>AMD Opteron (Goto – OpenMPI MX)</td>
<td>64</td>
<td>32000</td>
<td>1.90</td>
<td>1.83</td>
<td>6</td>
</tr>
</tbody>
</table>

- the cost of the iterative refinement $O(n^2)$ becomes negligible with respect to PDGETRF $O(n^3)$.
- Using PDSGESV is almost twice as fast (1.83) as opposed to using PDGESV for the same accuracy.
Expected Accuracy: $10^{-32}$

No more than 3 steps of iterative refinement are needed.

The speedup goes from 10 ($n=100$) to close to 100 ($n=1000$).
DSGESV computes the solution to a real system of linear equations $A \times X = B$, where $A$ is an $N$-by-$N$ matrix and $X$ and $B$ are $N$-by-$NRHS$ matrices. DSGESV first tries to factorize the matrix in SINGLE PRECISION and use this factorization within an iterative refinement procedure to produce a solution with DOUBLE PRECISION normwise backward error quality. If the approach fails the method switch to a DOUBLE PRECISION factorization and solve.

The iterative refinement process is stopped if

$$\text{ITER} < \text{ITERMAX} = 30$$

or

$$\text{Backward error} = \frac{\text{RNRM}}{(\text{XNRM} \times \text{ANRM})} < \min(4,\sqrt{N/6}) \times \text{EPS}$$

where

- $\text{ITER}$ is the number of iteration in the iterative refinement process
- $\text{RNRM}$ is the 2-norm of the residual
- $\text{XNRM}$ is the 2-norm of the solution
- $\text{ANRM}$ is the Frobenius-norm of the matrix $A$
- $\text{EPS}$ is the relative machine precision returned by DLAMCH
Related work / Originality

» Iterative refinement is not a new subject. Lots of literature.
» Never been done for speed before, only for accuracy
» Iterative refinement was used to
  » Cope with not stable LU factorization (SuperLU, pivot growth)
  » Improve forward error (cf. Berkeley guys)

» Most of the theorems on mixed-precision iter-ref are:
  “what is the SINGLE accuracy I can get with iterative refinement single/double?”

» Our problem is:
  “what is the DOUBLE accuracy I can get using iterative refinement single/double?”

» See theoretical analysis at the end of technical report:
extensions

» More Algorithms:
  » Cholesky / QR / eigenvalue / singular value

» Various precisions
  » Quad/double

» Change the outer iterative methods
  » Richardson -> GCR, GMRES

» Change the inner solve (SPARSE)
  » Instead of backward/forward solve in LU single, any solver (iterative methods) will do
More information

http://icl.cs.utk.edu/~julie/iter-ref/
Future work

» Implementation of $Ax = b$ on the Cell processor